Response to Restriction Requirement U.S. Patent Application No. 10/659,542

Docket No. 7227-273

## **Listing of Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (original) A coupling assembly comprising:

a plurality of composite substrate layers and a flange layer fusion bonded together in a stacked

arrangement wherein said substrate layers are positioned on top of a flange layer and said

substrate layers comprising embedded signal processing circuitry;

a signal input and a signal output each coupled to the embedded signal processing circuitry; and

a cavity formed through an area of the plurality of substrate layers, said cavity exposing signal

connection terminals coupled to the signal processing circuitry to enable the addition of a circuit

element to the assembly after the fusion bonding of the flange and substrate layers and to enable

coupling of the added circuit element to the signal processing circuitry.

2. (original) The assembly of claim 1 wherein the embedded signal processing circuitry comprises:

first signal processing circuitry coupled to the signal input and to a first signal connection terminal

exposed within the cavity; and

second signal processing circuitry coupled to the signal output and to a second signal connection

terminal exposed within the cavity.

3. (original) The assembly of claim 2 wherein said first embedded signal processing circuitry and said

second embedded signal processing circuitry comprise microwave coupler circuitry.

4. (original) The assembly of claim 3 wherein the first and second embedded signal processing circuitry

further comprise impedance matching circuitry.

5. (original) The assembly of claim 4 wherein said first embedded signal processing circuitry and said

second embedded signal processing circuitry comprise circuitry selected from the group consisting of DC

blocking circuitry, bias decoupling circuitry, and a RF load termination.

Response to Restriction Requirement

U.S. Patent Application No. 10/659,542

Docket No. 7227-273

6. (original) The assembly of claim 3 wherein the assembly is configured for addition of an added circuit

element selected from the group consisting of a microwave circuit, a transistor, a varactor diode, a PIN

diode, and a Shottky diode.

7. (original) The assembly of claim 2 further comprising a plurality of conductive terminals exposed

within the cavity and coupled to conductive terminals on an exterior surface of the assembly to provide

for signal connections between a circuit element added to the cavity and external signal sources.

8. (original) The assembly of claim 2 wherein: the cavity exposes a top surface of the flange layer

enabling coupling of the added circuit element to the flange layer.

9. (original) The assembly of claim 1 wherein said flange layer comprises a substantially homogeneous

metal core and said composite substrate layers comprise fluoropolymer composite material.

10. (original) The assembly of claim 9 wherein coupling of the added circuit element to the flange layer

comprises thermal coupling between said circuit element and the flange layer.

11. (original) The assembly of claim 10 wherein said flange layer consist of said metal core and plated

metals added to surfaces of said metal core.

12. (original) The assembly of claim 11 wherein said plated metals added to the surface comprises a

metal inhibiting oxidation of said metal core.

13. (original) The assembly of claim 1, wherein at least two of said plurality of substrate layers are

connected by plated via holes.

14. (original) A coupling assembly comprising:

a flange layer comprising a substantially homogeneous metal core and plated metals added to surfaces

of said metal core and inhibiting oxidation of said metal core;

Response to Restriction Requirement U.S. Patent Application No. 10/659,542

Docket No. 7227-273

a plurality of fusion bonded composite substrate layers comprising a fluoropolymer material, said

layers positioned in a stacked arrangement on top of the flange layer and comprising first and

second embedded signal processing circuitry;

a signal input coupled to the first embedded signal processing circuitry;

a signal output coupled to the second embedded signal processing circuitry;

a cavity formed through an area of the plurality of substrate layers and exposing a top surface of the

flange layer, said cavity exposing first signal connection terminals coupled to the first signal

processing circuitry and second signal connection terminals coupled to the second signal

processing circuitry, said cavity enabling the addition of a circuit element to the assembly after

the fusion bonding of the substrate layers and enabling coupling of the added circuit element to

the signal processing circuitry and to the flange layer.

15. (original) The assembly of claim 14 wherein said first embedded signal processing circuitry and said

second embedded signal processing circuitry comprise microwave coupler circuitry.

16. (original) The assembly of claim 15 wherein the first and second embedded signal processing

circuitry further comprise impedance matching circuitry.

17. (original) The assembly of claim 14 wherein said first embedded signal processing circuitry and said

second embedded signal processing circuitry comprise circuitry selected from the group consisting of DC

blocking circuitry, bias decoupling circuitry, and a RF load termination.

18. (original) The assembly of claim 14 further comprising a plurality of conductive terminals exposed

within the cavity and coupled to conductive terminals on an exterior surface of the assembly to provide

for signal connections between a circuit element added to the cavity and external signal sources.

19. (original) The assembly of claim 18, wherein said first signal processing circuitry is formed by

metallization disposed on surfaces of at least two of said plurality of substrate layers and said at least two

of said plurality of substrate layers are connected by plated via holes.

20. (cancelled)

21. (cancelled)